Learning4help by Waqas

Asslam-o-Alaikum! In this file we'll provide you CS302 quiz 3 2023 Important Finalterm MCQs. Must Prepare Before Finalterm Exams. Verify Answers yourself too. If you found mistake then inform me.

If you found mistake then let us know.

You can contact us on WhatsApp https://wa.me/+923421718143

Or You can send us gmail: Learningn4help@gmail.com

Facebook page is https://m.facebook.com/WAQASQURESHI34555/


For more educational stuff keep visiting


https://learning4help.com

Subscribe to my Channel:
https://www.youtube.com/channel/UC_CGywvKgSGACQHPuq-951Q

LEARNING4HELP BY WAQAS QURESHI







LEARNING HELP BY WAQAS QURESHI

The combinational digital circuits have _____ storage element; therefore combinational circuits handle only instantaneous inputs.

Select the correct option

- ○ one
- ○ two
- ○ three
- ◉ no


Click to Save Answer & Move to Next Question

The duration for which the elevator doors are opened, and remain open, and time it takes for the elevator to move from one floor to the next can be determined by a/an_____.

Select the correct option

- ○ Input Signal
- ○ Output Signal
- ○ None of the given options
- ◉ Clock Signal

LEARNING4 HELP BY WAQAS QURESHI



LEARNING & HELP BY WAQAS QURESHI

vulms.vu.edu.pk/Quiz/QuizQuestion.aspx

Question # 10 of 15 (Start time: 09:27:23 PM, 31 January 2023) **Total Marks:** 1

In gated SR latch, what is the value of the output if EN=1, S=0 and R=1?

Select the correct option

- 1
- Invalid
- 0
- Qt

vulms.vu.edu.pk/Quiz/QuizQuestion.aspx


To parallel load a byte of data into a shift register, there must be

Select the correct option

- one clock pulse for each 0 in the data
- one clock pulse for each 1 in the data
- one clock pulse
- eight clock pulse

Click to Save Answer & Move to Next Question

LEARNING4 HELP BY WAQAS QURESHI




Question # 8 of 15 (Start time: 09:26:29 PM, 31 January 2023) **Total Marks:** 1

Bi-stable devices remain in either of their _____ states unless the inputs force the device to switch its state

Select the correct option

- Ten
- Two
- Eight
- Three




Question # 7 of 15 (Start time: 09:26:02 PM, 31 January 2023) **Total Marks:** 1

The term hold always means _____.


Select the correct option

- No change
- Q=0, Q¯=1
- Q=0, Q¯=0
- Q=1, Q¯=0


LEARNING4 HELP BY WAQAS QURESHI



LEARNING A HELP BY WAQAS QURESHI



LEARNING4 HELP BY WAQAS QURESHI




Question # 2 of 15 (Start time: 09:16:42 PM, 31 January 2023) **Total Marks:** 1

A-stable multi-vibrator is an Oscillator which does not have any_____.

Select the correct option

- (●) Stable state
- ( ) Flip flop
- ( ) Unstable state
- ( ) Output




Question # 1 of 15 (Start time: 09:16:23 PM, 31 January 2023) **Total Marks:** 1


_____occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.

Select the correct option


- (●) Clock Skew
- ( ) Race condition
- ( ) None of given options
- ( ) Ripple Effect

LEARNING4 HELP BY WAQAS QURESHI





LEARNING4 HELP BY WAQAS QURESHI




Question # 12 of 15 (Start time: 10:38:59 PM, 31 January 2023) **Total Marks:** 1

The absence of a _____ element in sequential circuit restricts the use of digital combinational circuits to certain application areas.

Select the correct option

- memory
- cell
- clock
- device




The duration for which the elevator doors are opened, and remain open, and time it takes for the elevator to move from one floor to the next can be determined by a/an_____.

Select the correct option

- Output Signal
- Input Signal
- None of the given options
- Clock Signal

LEARNING4 HELP BY WAQAS QURESHI




Question # 10 of 15 (Start time: 10:37:44 PM, 31 January 2023) **Total Marks:** 1

The OLMC of the GAL16V8 is similar to the OLMC of the _____ with some enhancements.

Select the correct option

- GAL22V10
- GAL12V10
- GAL16V10
- GAL14V10




Question # 9 of 15 (Start time: 10:37:20 PM, 31 January 2023) **Total Marks:** 1

Divide-by-32 counter can be acheived by using

Select the correct option

- Flip-Flop and DIV 16
- Flip-Flop and DIV 10
- Flip-Flop and DIV 32
- DIV 16 and DIV 32

LEARNING4 HELP BY WAQAS QURESHI




vulms.vu.edu.pk/Quiz/QuizQuestion.aspx

Question # 8 of 15 (Start time: 10:36:51 PM, 31 January 2023) **Total Marks:** 1

A negative edge-triggered flip-flop changes its state when _____

Select the correct option

- (●) High-to-low transition of clock
- ( ) Enable input (EN) is set
- ( ) Preset input (PRE) is set
- ( ) Low-to-high transition of clock




vulms.vu.edu.pk/Quiz/QuizQuestion.aspx

PALs tend to execute _____ logic.

Select the correct option

- ( ) SAP
- ( ) SPD
- ( ) SAC
- (●) SOP

LEARNING4 HELP BY WAQAS QURESHI




Question # 6 of 15 (Start time: 10:35:38 PM, 31 January 2023) **Total Marks:** 1

When an eight bit serial in/out shift register is used for a 24 micro seconds time delay, the clock frequency must be

Select the correct option

- 41.67 KHz
- 125 KHz
- 333 KHz
- 8 MHz




Question # 5 of 15 (Start time: 10:34:39 PM, 31 January 2023) **Total Marks:** 1

If data is brought into the J terminal and its complement to the K terminal, a J-K flip-flop operates as a(n) _____.

Select the correct option

- D flip-flop
- N flip-flop
- S-R flip-flop
- S-C flip-flop

LEARNING4 HELP BY WAQAS QURESHI



A transparent mode means _____

Select the correct option

- (●) The changes in the data at the inputs of the latch are seen at the output
- ( ) Input Hold time is zero (no need to maintain input after clock transition)
- ( ) The changes in the data at the inputs of the latch are not seen at the output
- ( ) Propagation Delay is zero (Output is immediately changed when clock signal is applied)

Click to Save Answer & Move to Next Question


LEARNING4 HELP BY WAQAS QURESHI

Karnaugh map is used in designing

Select the correct option

- ( ) an UP/DOWN counter
- ( ) a counter
- (●) All of the above
- ( ) a clock

Click to Save Answer & Move to Next Question




CS302 - Digital Logic Design (Semester Quiz # 03) Quiz Start Time: 10:31 PM, 31 January 2023

Question # 2 of 15 (Start time: 10:32:39 PM, 31 January 2023) **Total Marks:** 1

In gated SR latch, what is the value of the output if EN=1, S=0 and R=1?

Select the correct option

- 1
- 0
- Invalid
- Qt




Question # 1 of 15 (Start time: 10:32:01 PM, 31 January 2023) **Total Marks:** 1

when the transmission line is idle in an asynchronous transmission

Select the correct option

- It is set to logic low
- It is set to logic high
- State of transmission line is not used to start transmission
- It remains in previous state

LEARNING4 HELP BY WAQAS QURESHI



LEARNING4 HELP BY WAQAS QURESHI
Learning4help.com